



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

H.A.

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/604,059

06/24/2003

Charles N. Perez

BUR920030032US1

1058

28211

7590

08/18/2006

FREDERICK W. GIBB, III  
GIBB INTELLECTUAL PROPERTY LAW FIRM, LLC  
2568-A RIVA ROAD  
SUITE 304  
ANNAPOLIS, MD 21401

EXAMINER

DOAN, NGHIA M

ART UNIT

PAPER NUMBER

2825

DATE MAILED: 08/18/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>		<b>Applicant(s)</b>	
	10/604,059		PEREZ ET AL.	
	<b>Examiner</b>		<b>Art Unit</b>	
	Nghia M. Doan		2825	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 07/11/2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,5,13,17,25 and 29-44 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,5,13,17,25 and 29-44 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)             | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

### DETAILED ACTION

1. Responsive to communication Applicant's Amendment filed 07/11/2006, claims 1, 5, 13, 17, 25, and 29-44 are pending.

Claims 1, 13, 25 have been amended.

Claims 2-4, 6-12, 14-16, 18-24, and 26-28 have been canceled.

Claims 30-44 have been added.

2. Applicant's arguments with respect to claims 1,3-5, 13, 15-17, 25, and 27-29 filed on 07/11/2006 have been considered but are moot in view of the new ground(s) of rejection.

### ***Claim Objections***

3. Claims 5, 29-32, and 39-41 are objected to because of the following informalities:

As per claims 5, 29, 30, and 39 are recites the limitation "*said guard ring graphically*";

As per claims 31 and 40 are recites the limitation "*said guard ring semantically*";  
and

As per claims 32 and 41 are recites the limitation "*said guard ring graphically and semantically*".

There are insufficient antecedent basis for this limitation in these claims.

As per claims 32 and 41 recite, " said guard ring graphically and semantically in a single display", which is not supported by the application specification, because the application specification discloses "either or one of graphically, or semantically, or symbolically in a single display". Therefore, the limitation " said guard ring graphically

and semantically in a single display" should be replaced with " said guard ring graphically or semantically in a single display" in claims 32 and 41. However, if the Applicant does change "and" to "or" in the limitation above, Applicant is advised to consider "duplicated claim, warning" (see MPEP §706.03 (k)) as claims 30-31 and 39-40 to claims 32 and 41, respectively. Appropriate correction is required.

***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1, 5, 13, 17, 25, and 29-44 are rejected under 35 U.S.C. 102(b) as being anticipated by Ker et al. (hereinafter as "Ker"), *Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's, IEEE, Vol. 1, September 2001, Pages 113-116.*

6. With respect to claims 1, 13, and 25, Ker discloses a computer storage device readable by machine, tangibly embodying a program of instructions executable by the machine to perform a method of displaying a guard ring within (hierarchical) *(the double guard rings are often used to surround the output PMOS and NMOS in I/O cells ... the additional guard rings should be placed between the I/O cells and the Internal circuits.)*(Page 113, col. 2, paragraph 3 and figures 3 and 4(b)) an integrated circuit design having logic devices (*"Guard Ring Automation" program to realize the additional*

*guard rings in the layout is proposed to make the layout more automatically and accurately)(The Abstract, page 113), said method comprising:*

*determining positions of said logic devices within (claim 13, a portion of said hierarchical) said integrated circuit design (the location to be added the additional guard rings (figure 5, Page 115, col. 1, paragraph 2; the signal lines such as a, b, c, d, e, and f pass through the region where to be added the guard ring (figure 6, page 115, paragraphs 1 and 2); and the double guard rings are often used to surround the output PMOS and NMOS in I/O cells ... the additional guard rings should be placed between the I/O cells and the Internal circuits.)(page 113, col. 2, paragraph 3);*

*incorporating (forming/adding) said guard ring into (claim 13, said portion of said hierarchical) said integrated circuit design (Guard rings are formed by the p+ diffusions in the p-substrate connect to VSS and the n+ diffusions in the n-well connect to VDD. To effectively absorb the trigger current in the well or substrate, the contacts for connection to guard rings should be added as many as possible, (Page 114, Section 2. Guard Rings Automation) and figures 5 and 6 show the guard rings before and after added); and*

*displaying (claim 13, said portion of) said logic devices and guard ring symbolically in a single display (the instance shows in Fig. 4(a) and 4(b) are displayed in the master layout views. To simplify the display in the top-level design....)(page 114, section 2.1 Instance and Mosaic, figure 4 descriptions), comprising displaying a parameterized symbol (figure 4 and its description as page 114-115) comprising*

displaying parameters including a type of said guard ring (*n-type and p-type of guard rings*)(figure 4 and its description as page 114-115).

7. With respect to claims 5, 17, and 29, Ker discloses all the limitations in set forth claims wherein said displaying of said logic devices displays and said guard ring graphically comprise illustrating relative position of said logic device and guard ring (*W instance and H instance; D horizontal and D vertical*) (*figures 4 and 5 and their descriptions; and pages 114-115*)).

8. With respect to claims 30-32 and 39-41, Ker discloses all the limitations in set forth claims, further comprising displaying said logic devices and said guard ring graphically and semantically in a single display (*pages 114-116 and figures 3-6 and 8*).

9. With respect to claims 33-38 and 41-44, Ker discloses all the limitations in set forth claims, wherein said displaying of said parameterized symbol comprises displaying said parameters including a type of circuit (*p-substrate/n-well, I/O circuit and internal circuit*) and an efficiency of said guard ring (*type of guard rings such as p-diffusion ring and n-diffusion ring; dimension of guard ring such as D horizontal= the width of guard ring region, D vertical= the height of guard ring region; placement depending on the shape of guard ring such as non-rectangle shape use the instance to add the guard ring and rectangle shape use mosaic to add the guard ring; the electrical connection of guard ring such as p+ diffusions in the p-substrate connect to VSS and the n+ diffusions in the n-well connect to VDD*) (*pages 114-115 and figures 3-6 and 8*).


***Conclusion***

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Patent Examiner  
Nghia Doan  
AU 2825  
NMD

PAUL DINH  
PRIMARY EXAMINER

A handwritten signature in black ink, appearing to read "Paul Dinh", with a long, sweeping horizontal stroke extending to the right.